

TITLE	Page
Cover Sheet	1
Block Diagram	2
CPU-Memory, CPU-PEG/Display	3,4
CPU-Control/MISC/CFG/Audio	5
CPU-Power,CPU-GND	6,7
DDR4 DIMM1&DDR4 DIMM2	8,9,10,11
PCH-USB/PCIE/DMI/SATA	12
PCH-Audio/Display/Clock	13
PCH-GPIO/USBOC#/SATASTRAP	14
PCH-LPC/SPI/SMBUS/MISC	15
PCH-Power,PCH-GND,PCH-Strap	16,17,18
PCIE SLOT-CPU(X16)(X1)(X4)	19~21
SIO-NCT6687	22,23
LAN - RTL8125B / FAN	24~26
AUDIO - ALC1200,AUDIO - depop circuit	28,29
DVI/HDMI	30, 31
M.2/WIFI	32~34
USB / PS2	35, 37~40
SATA / VBAT / BIOS	41~43
ACPI CONTROLLER/CURRENT SENSE-RT9553	44,45
PWM-RT3609BE/VCORE/VGT	46~49
VCCSA-TPS56C230/VCCIO-TPS568230	50,51
DDR PWR - RT8125H/DDR PWR VPP25/VTT	52,53
VCCST_PLL/VCCSTG/PCH Power - RT8125H/OV-NCT3933	54~56
ATX Connector / F_Panel/PWR-Sequence	57,58
MCU Control/EZ DEBUG LED/EMI/Manual Parts	59~63
Power Map/GPIO MAP/Power Sequence	64~67
Revision History	68

# MS-7C82

uATX  
Ver: 1.0

Intel -CML-S plamform

CPU:  
Comet lake S 65W

PWM:  
IMVP8 -RT3609BE

Onboard Chip:  
HD Audio Codec:ALC1200  
LAN- RTL8125B  
SIO:NTC6687  
Flash ROM: SPI 128 MB X1

Main Memory:  
DDRIV (2933MHz) \* 4 (Dual Channel)


ACPI:  
LDO

Expansion Slots:  
PCI Express (X16) Slot \* 1  
PCI Express (X4) Slot \* 1  
PCI Express (X1) Slot \* 1  
M.2 Slot \* 2


System Chipset:  
B460 PCH\_V

Display Output:  
HDMI Port  
DP Port


MS-7C82 Block Diagram



2020/2/13  
RN4 is changed from R31-0103012-W08 to R31-0103032-W08 by Robert's comment








2019/11/1  
R161 is changed from 20ohm to 0ohm by PDG/CRB r1.0



CFG Table			
	HIGH	LOW	DESCRIPTION
0	No stall	Stall	FCU bit lock
1			RSVD
2	NORM	REVERSE	PEG LANE REVERSAL
3			RSVD
4	DISABLE	ENABLE	acp
5			PCIe bifurcation
6			PCIe bifurcation
7	Follow RESET	Wait for BIOS	PEG TRAINING
8			RSVD
9			RSVD
10			RSVD
11			RSVD
12			RSVD
13			RSVD
14			RSVD
15			RSVD
16			RSVD
17			RSVD
18			RSVD
19			RSVD

CFG5		CFG6		SLOT	SLOT	SLOT
ENABLE#						
X8	X4					
0	0	X8	X4	X4		
0	1	X8	X8	X0		
1	0	RSVD	RSVD	RSVD		
1	1	X16	X0	X0		






SOCKET1200-HF\_1




CPU1D

CFL-S



LGA1151

SOCKET1200-HF\_1



MICRO-STAR INT'L CO.,LTD.

CPU-PEG/Display/RSD

Size Document Number

MS-7C82..


Date: Monday, March 16, 2020

Sheet 5 of 70

Rev

10







CPU1K

CML-S

GND

SOCKET1200-HF\_1



MICRO-STAR INT'L CO.,LTD.










Title CPU-GND

Size Document Number MS-7C82..

Date: Monday, March 16, 2020

Sheet 7 of 70




Rev 10



2020/2/17  
DIMM1, DIMM2 are changed from ON1-7C77001-L06 to N13-2881271-L06  
by PM request

DIMM1 (CHANNEL-A)  
ADDRESS = 0:0 [SA1:SA0]



M\_DATA\_A[63..0] [4]



DIMM2 (CHANNEL-A)  
ADDRESS = 0:1 [SA1:SA0]

Title		MICRO-STAR INT'L CO.,LTD.	
Size		Document Number	
MS-7C82..			
Date: Monday, March 16, 2020		Rev 10	
Sheet 8		of 70	





2020/2/17  
DIMMB1, DIMMB2 are changed from ON1-7C77001-L06 to N13-2881271-L06  
by PM request

**MICRO-STAR INT'L CO.,LTD.**


**Title** DDR4 SLOT-DIMM3/DIMM4

**Size** **Document Number**  
**MS-7C82..**





**Date:** Monday, March 16, 2020

**Rev**  
**10**


Sheet 9 of 70





2020/2/17  
DIMMA1, DIMMA2 are changed from ON1-7C77001-L06 to N13-2881271-L06  
by PM request






2010/11/14  
C744, C31, R39, R41, C24, R773, R31, C104 are deleted by the page 94 on PDG\_Rev1p0









2020/2/17  
DIMMB1, DIMMB2 are changed from ON1-7C77001-L06 to N13-2881271-L06 by PM request



2010/11/14  
C741, C32, R40, R42, C30, R771, R38, C740 are deleted by the page 94 on PDG\_Rev1p0











PCH\_CLK



2019/10/7  
Y3 is changed from D04-0305901-F07 to D04-0305500-SC6 by the lack of space  
2020/3/16  
C560, C561 are changed from 12pF to 15pF and Y2 is changed from D04-0305500-SC6 to D04-0305500-T16 by Ivy's comment



Signal	Pin	Function
CLKOUT_CPUBCLK_P	H1	PCH_CPU_BCLK_DP [3]
CLKOUT_CPUBCLK_N	H2	PCH_CPU_BCLK_DN [3]
CLKOUT_CPUNSSC_P	G1	PCH_CPU_NSSC_CLK_DP [3]
CLKOUT_CPUNSSC_N	G2	PCH_CPU_NSSC_CLK_DN [3]
CLKOUT_CPUPCIBCLK_P	J3	PCH_CPU_PCIE_DP [3]
CLKOUT_CPUPCIBCLK_N	J2	PCH_CPU_PCIE_DN [3]
CLKOUT_ITPXDP_P	L3	
CLKOUT_ITPXDP_N	L2	
CLKOUT_PCIE_P0	P7	CLK_WIFI_DP [34]
CLKOUT_PCIE_N0	P5	CLK_WIFI_DN [34]
CLKOUT_PCIE_P1	M7	CLK_LAN_DP [24]
CLKOUT_PCIE_N1	M5	CLK_LAN_DN [24]
CLKOUT_PCIE_P2	G7	CLK_M2_1_DP [32]
CLKOUT_PCIE_N2	H7	CLK_M2_1_DN [32]
CLKOUT_PCIE_P3	K5	
CLKOUT_PCIE_N3	K7	
CLKOUT_PCIE_P4	E4	CLK_PE3_DP [21]
CLKOUT_PCIE_N4	E3	CLK_PE3_DN [21]
CLKOUT_PCIE_P5	C6	CLK_PE2_DP [20]
CLKOUT_PCIE_N5	C5	CLK_PE2_DN [20]
CLKOUT_PCIE_P6	T7	
CLKOUT_PCIE_N6	T8	
CLKOUT_PCIE_P7	V7	CLK_PE1_DP [19]
CLKOUT_PCIE_N7	V5	CLK_PE1_DN [19]
CLKOUT_PCIE_P8	Y11	
CLKOUT_PCIE_N8	Y10	
CLKOUT_PCIE_P9	M1	
CLKOUT_PCIE_N9	M2	
CLKOUT_PCIE_P10	P2	
CLKOUT_PCIE_N10	P3	
CLKOUT_PCIE_P11	T3	
CLKOUT_PCIE_N11	T2	
CLKOUT_PCIE_P12	U2	
CLKOUT_PCIE_N12	U1	
CLKOUT_PCIE_P13	AA5	
CLKOUT_PCIE_N13	Y7	
CLKOUT_PCIE_P14	R2	CLK_M2_2_DP [33]
CLKOUT_PCIE_N14	R3	CLK_M2_2_DN [33]
CLKOUT_PCIE_P15	T11	
CLKOUT_PCIE_N15	T13	

PCH\_AUDIO

2019/11/15  
R835, R512, R489, R513 should be changed to 47ohm by PDG/CRB r1.0



Signal	Pin	Function
HDMI_DDPB_CTRLCLK	AW5	HDMI_DDPB_CTRLCLK [30]
HDMI_DDPB_CTRLDATA	AV7	HDMI_DDPB_CTRLDATA [30]
HDMI_DDPB_HPD	AP7	HDMI_DDPB_HPD [30]
DSP_DDPD_CTRLCLK	AT5	DSP_DDPD_CTRLCLK [31]
DSP_DDPD_CTRLDATA	BA6	DSP_DDPD_CTRLDATA [31]
DSP_DDPD_HPD	AT8	DSP_DDPD_HPD [31]
EDP_F19 / eDP_VDDEN	AC42	
EDP_F20 / eDP_BKLTEN	AE35	
EDP_F21 / eDP_BKLTCTL	AE36	
EDP_F14 / EDP_HPD	BA1	EDP_HPD_R [100K/4]
EDP_F13 / DDPE_HPD3	AT7	DDPE_HPD [10K/4]


2019/10/17  
R483, R482 are deleted by PDG\_RevOp7 & CRB Rev1p0R474



USB3 9, USB3 10 were not function  
except for PCIE3, PCIE4 by B460

SATA6, SATA7 were not function  
except for PCIE19, PCIE20 by B460

PCH1B



INTEL-FH82B460-RH

2020/2/17  
PCH1 is changed from OB1-7C86002-I06 to B01-B460005-I06 by PM request  
2020/2/24  
PCH1 is changed from B01-B460005-I06 to OB1-7C86002-I06 by PM request

SATAXPCEI0-PE9  
SATAXPCEI1-PE10  
SATAXPCEI2-PE15  
SATAXPCEI3-PE16  
SATAXPCEI4-PE17  
SATAXPCEI5-PE18  
0--PCIE  
1--SATA

2019/10/21

R2244, R2245, R2644, R2645, R2650, R2647, R2335, R2651, R2648, R2646 are deleted by 7C67-1.0's result

LAN\_USB1 (3.2G1x2)

USB1 (3.2G1x1)

USB2 (3.2G1x1)

JUSB3 (3.2G1x2)

3VSB

R192 10K/4

R495 10K/4

R481 10K/4

2020/3/6

R1487 is changed from 1Kohm to 0ohm  
by same as SCH Rev.2p0

If USB On-The-Go is not supported,  
USB2 ID pin should be grounded.

R483 10K/4

R721 10K/4

R466 113R1%4

USB2\_COMP <1000 mil

R1307, R769 are the same as CRB r0.7

R2653 is the same as CRB r0.7

PCIECOMP P

PCIECOMP N

Length Match < 5mil

SATA\_PCIE\_DET0

GPP\_F2 [57]

SATA\_PCIE\_DET0

VCC3


PCH\_SATA\_LED# [57]

R496 10K/4

2019/10/23

R1080, R2331, R2332, R2333, R2334, R4584 were deleted because of lack

PCH1C



OC#0 <<

OC#1 <<

OC#2 <<

OC#3 <<

OC#4 <<

OC#5 <<

OC#6 <<

OC#7 <<

OC#8 <<

OC#9 <<

OC#10 <<

OC#11 <<

OC#12 <<

OC#13 <<

OC#14 <<

OC#15 <<

OC#16 <<

OC#17 <<

OC#18 <<

OC#19 <<


OC#20 <<

OC#21 <<

OC#22 <<

OC#23 <<

OC#24 <<



OC#0 <<

OC#1 <<

OC#2 <<

OC#3 <<

OC#4 <<

OC#5 <<

OC#6 <<

OC#7 <<

OC#8 <<

OC#9 <<

OC#10 <<

OC#11 <<

OC#12 <<

OC#13 <<

OC#14 <<

OC#15 <<

OC#16 <<

OC#17 <<

OC#18 <<

OC#19 <<


OC#20 <<

OC#21 <<

OC#22 <<

OC#23 <<

OC#24 <<



OC#0 <<

OC#1 <<

OC#2 <<

OC#3 <<

OC#4 <<

OC#5 <<

OC#6 <<

OC#7 <<

OC#8 <<

OC#9 <<

OC#10 <<

OC#11 <<

OC#12 <<

OC#13 <<

OC#14 <<

OC#15 <<

OC#16 <<

OC#17 <<

OC#18 <<

OC#19 <<


OC#20 <<

OC#21 <<

OC#22 <<

OC#23 <<

OC#24 <<



OC#0 <<

OC#1 <<

OC#2 <<

OC#3 <<

OC#4 <<

OC#5 <<

OC#6 <<

OC#7 <<

OC#8 <<

OC#9 <<

OC#10 <<

OC#11 <<

OC#12 <<

OC#13 <<

OC#14 <<

OC#15 <<

OC#16 <<

OC#17 <<

OC#18 <<

OC#19 <<


OC#20 <<

OC#21 <<

OC#22 <<

OC#23 <<

OC#24 <<



OC#0 <<

OC#1 <<

OC#2 <<

OC#3 <<

OC#4 <<

OC#5 <<

OC#6 <<

OC#7 <<

OC#8 <<

OC#9 <<

OC#10 <<

OC#11 <<

OC#12 <<

OC#13 <<

OC#14 <<

OC#15 <<

OC#16 <<

OC#17 <<

OC#18 <<

OC#19 <<


OC#20 <<

OC#21 <<

OC#22 <<

OC#23 <<

OC#24 <<



OC#0 <<

OC#1 <<

OC#2 <<

OC#3 <<

OC#4 <<

OC#5 <<

OC#6 <<

OC#7 <<

OC#8 <<

OC#9 <<

OC#10 <<

OC#11 <<

OC#12 <<

OC#13 <<

OC#14 <<

OC#15 <<

OC#16 <<

OC#17 <<

OC#18 <<

OC#19 <<


OC#20 <<

OC#21 <<

OC#22 <<

OC#23 <<

OC#24 <<



OC#0 <<

OC#1 <<

OC#2 <<

OC#3 <<

OC#4 <<

OC#5 <<

OC#6 <<

OC#7 <<

OC#8 <<

OC#9 <<

OC#10 <<

OC#11 <<

OC#12 <<

OC#13 <<

OC#14 <<

OC#15 <<

OC#16 <<

OC#17 <<

OC#18 <<

OC#19 <<


OC#20 <<

OC#21 <<

OC#22 <<

OC#23 <<

OC#24 <<



OC#0 <<

OC#1 <<

OC#2 <<

OC#3 <<

OC#4 <<

OC#5 <<

OC#6 <<

OC#7 <<

OC#8 <<

OC#9 <<

OC#10 <<

OC#11 <<

OC#12 <<

OC#13 <<

OC#14 <<

OC#15 <<

OC#16 <<

OC#17 <<

OC#18 <<

OC#19 <<


OC#20 <<

OC#21 <<

OC#22 <<

OC#23 <<

OC#24 <<



OC#0 <<

OC#1 <<

OC#2 <<

OC#3 <<

OC#4 <<

OC#5 <<

OC#6 <<

OC#7 <<

OC#8 <<

OC#9 <<

OC#10 <<

OC#11 <<

OC#12 <<

OC#13 <<

OC#14 <<

OC#15 <<

OC#16 <<

OC#17 <<

OC#18 <<

OC#19 <<


OC#20 <<

OC#21 <<

OC#22 <<

OC#23 <<

OC#24 <<



OC#0 <<

OC#1 <<


OC#2 <<

OC#3 <<

OC#4 <<

```
GPIO (SMI/NMI) :
GPP_B14,GPP_B20,GPP_B23
GPP_C[23:22]
GPP_D[4:0]
GPP_E[8:0]
GPP_I[3:0]
GPP_G[7:0] (Support SMI# only)
```

2020/2/17 PCH1 is changed from OB1-7C86002-I06 to B01-B460005-I06 by PM request.  
2020/2/24 PCH1 is changed from B01-B460005-I06 to OB1-7C86002-I06 by PM request.



2019/11/19  
RTD3 supported for RT8125B

2019/10/21  
R2477, R2657, R1806, R2478 are deleted by 7C67-1.0's result

2019/10/3  
R2479 is deleted by same as SCH\_REV1p0

BIOS Select USE

	Non_WiFi	WiFi
GPP_G21	1	0

2020/2/19  
GPD7 is the same as SCH\_Rev\_2p0

2019/10/3  
R2601 is deleted by same as SCH\_REV1p0



2020/2/17  
PCH1 is changed from OB1-7C86002-I06 to B01-B460005-I06 by PM request  
2020/2/24  
PCH1 is changed from B01-B460005-I06 to OB1-7C86002-I06 by PM request



A12  
A2  
A25  
A30  
A35  
A4  
A40  
A41  
A42  
A44  
A6  
AA17  
AA18  
AA20  
AA21  
AA26  
AA28  
AA29  
AB17  
AB18  
AB20  
AB21  
AB25  
AB29  
AB4  
AB42  
AC10  
AC11  
AC14  
AC16  
AC32  
AC38  
AC4  
AC7  
AC8  
AD1  
AD18  
AD20  
AD21  
AD25  
AD29  
AD45  
AE11  
AE14  
AE32  
AE33  
AE38  
AE4  
AE8  
AF18  
AF20  
AF21  
AF25  
AF28  
AF29  
AF4  
AF42  
AG18  
AG20  
AG21  
AG23  
AG25  
AG26  
AG28  
AG29  
AH11  
AH13  
AH30  
AH32  
AH33  
AH38  
AJ1  
AJ17  
AJ18  
AJ20  
AJ21  
AJ23  
AJ25  
AJ26  
AJ28  
AJ29  
AJ45

Top Swap Override Here is the same as SCH\_REVlp0

2019/10/23  
R4513, R831 were deleted because of lack

0 : DISABLE (Default)  
1 : ENABLE

Internal Pull-down is disabled after PCH\_PWROK is high.

Reserved Please see R734 on page 43  
R734 is the same as SCH\_REVlp0

No Reboot Here is the same as SCH\_REVlp0

2019/10/23  
R503, R479 were deleted because of lack

0 : DISABLE (Default)  
1 : ENABLE

Internal Pull-down is disabled after PCH\_PWROK is high.

Reserved Here is the same as SCH\_REVlp0  
R563 should be unstuffed by SCH\_REVlp0

2019/10/23  
R4514 was deleted because of lack

0 : DISABLE Intel DCI-OOB(Default)  
1 : ENABLE intel DCI-OOB

Internal Pull-down is disabled after RSMRST# de-assert.

TLS Confidentiality Here is the same as SCH\_REVlp0

2019/10/23  
R473 was deleted because of lack

0 : DISABLE  
1 : ENABLE (Default)

Internal Pull-down is disabled after RSMRST# de-assert.

Reserved 2019/10/3  
INTERNAL 20K PU  
R587 is unstuffed by eds-voll-revlp1 & SCH\_REVlp0

0 : DISABLE Intel DCI-OOB(Default)  
1 : ENABLE intel DCI-OOB

Internal Pull-down is disabled after RSMRST# de-assert.

Boot BIOS Strap Bit BBS Here is the same as SCH\_REVlp0

2019/10/23  
R828, R815 were deleted because of lack

0 : SPI (Default)  
1 : LPC

Internal Pull-down is disabled after PCH\_PWROK is high.

Reserved 2019/10/3  
INTERNAL 20K PU  
R586 is unstuffed by eds-voll-revlp1 & SCH\_REVlp0

0 : SPI (Default)  
1 : LPC

Internal Pull-down is disabled after PCH\_PWROK is high.

eSPI or LPC Here is the same as SCH\_REVlp0  
R472 should be unstuffed by SCH\_REVlp0 + ug-revlp2

2019/11/27  
R496 is unstuffed and R472 is stuffed by LPC selected

0 : LPC (Default)  
1 : eSPI

Internal Pull-down is disabled after RSMRST# de-assert.

Flash Descriptor Security Override

0 : Enable security measures defined in the Flash Descriptor. (Default)  
1 : DISABLE:Flash Descriptor Security(Override).

Internal Pull-down is disabled after PCH\_PWROK is high.

Reserved Here is the same as SCH\_REVlp0

0 : MASTER ATTACHED FLASH SHARING  
1 : SLAVE ATTACHED FLASH SHARING

Internal Pull-down is disabled after RSMRST# de-assert.

Reserved R373 should be unstuffed by SCH\_REVlp0

2019/10/23  
R357 was deleted because of lack

0 : MASTER ATTACHED FLASH SHARING  
1 : SLAVE ATTACHED FLASH SHARING

Internal Pull-down is disabled after RSMRST# de-assert.





3VSB- 375mA

## SMBus ESD



00205363 RD(C) 2020043002 劉魏 (30001789) CONFIDENTIAL weistang (唐浩健) RMA工程課







# PCI Express X4 Slot

2.1A at +12V  
3A at VCC3  
375mA at 3VSB




2020/2/17  
PCI\_E3 is changed from N11-1000321-L06 to N11-1000151-L06 by PM request

2020/1/31  
R597 is unstuffed and C2777 is deleted by same as module circuit






# Thermal



# HW Monitor - Voltage



2019/10/22  
R4636, R4638, R4640 are added and R4637, R4639, R4641 are reserved by robert's comment



MICRO-STAR INT'L CO.,LTD.

Title SIO-NCT6687-2

Size Document Number MS-7C82..

Date: Monday, March 16, 2020

Rev 10

Sheet 23 of 70




# RTL8125B 10/100/1000/2.5G LAN Controller


2019/11/19  
U1025, C2843, R4648 R4649, R4647 are added by RTD3 supported for RT8125B

For RTD3 Control ISOLATEB  
ISOLATEB pull up Main Power, not aux power  
check GPIO  
if GPIO have power in S5/S4/S3 ->stuff RL32&RL34&QL457, RL33 NC


2020/2/26  
RL24, RL8, RL11, RL15, RL14 are deleted; RL33, RL38, DL2 are added; RL32, RL34, Q457, RL37 are reserved;  
RL13 is unstuffed by module circuit updated from Nick




2020/3/12  
RL38 is unstuffed and then RL37 is stuffed by circuit correctness



2020/3/2  
L2 is changed from L02-3308082-M26 to L02-3308102-T19 by module circuit updated from Nick




2020/2/26  
CL27 is changed from 10uF to 22uF; CL43, CL10, CL39 are stuffed; CL7, CL44 are deleted; CL34 is changed type (2.2uF to 10uF) by module circuit updated from Nick



2020/2/26  
CHOKEL2 is added by module circuit updated from Nick

Layout needs to check with module circuit



2020/2/26  
RL16 is changed from 33Kohm to 22.6Kohm; RL25 is changed from 174Kohm to 120Kohm;  
CL26 is changed from 6800pF to 4700pF; CL20 is changed from 10uF to 22uF; CL33 is changed from 2.2uF(unstuffed) to 22uF by module circuit updated from Nick


CHOKEL1 PN:  
Main:L04-47B70N0-M09  
AVL:L04-47B7930-M26

CHOKEL2  
CH-0.47uF 8A23mS-HF

0.95V / 0.65A

2020/2/21  
R4648 is changed to pull-up to 3VSB from VCC3; RL39 is reserved by module circuit updated from Nick

ESD Protect  
UL1&UL2 close to connector




Main:D0G-28B030C-U33  
AVL:D0G-28B180C-I05

2019/10/21  
CL1, CL2, CL4 are changed from 100pF to 22pF by vendor's suggestion

LED2\_LINK#\_R CL2 C22p50N0402  
LED1\_2500#\_R CL3 C22p50N0402  
LED0\_1000#\_R CL4 C22p50N0402

Check with EMI

LAN Connector




2020/3/26  
CL3 is stuffed and D10 is unstuffed by module circuit updated from Nick

RJ45\_USBX2\_LEDX2\_TX-RH-111  
N58-32F0891-F02

msi MICRO-STAR INT'L CO.,LTD.	
Title	LAN RTL8125B
Size	Document Number
	MS-7C82..
Date:	Monday, March 16, 2020
Sheet	24 of 70
Rev	10


# TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE

1.Mode GPIO BIOS can swtich PWM/DC MODE





# TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE

1.Mode GPIO BIOS can swtich PWM/DC MODE



# TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE

1.Mode GPIO BIOS can swtich PWM/DC MODE



MICRO-STAR INT'L CO.,LTD.

Title SYS1 and SYS2 FAN

Size Document Number  
MS-7C82..

Date: Monday, March 16, 2020

Rev  
10

Sheet 26 of 70

MSI CONFIDENTIAL  
00205363  
RD(C)2020043002  
劉魏  
weistang(唐浩健)  
(30001789)  
RMA工程課



**msi**

MICRO-STAR INT'L CO.,LTD.

Title

Size

Document Number

**MS-7C82..**

Date: Monday, March 16, 2020

Rev



**10**

1 Sheet 27 of 70





2019/9/27  
DA8, RA54, RA55 are added by Robert's comment




F_LINE2L	2	1
F_LINE2R	2	1
F_MIC2_R	2	1
F_MIC2_L	2	1
F_LINE2L	2	1
F_LINE2R	2	1

Close to Front panel

ESD protect

D0G-2710510-I05  
AVI:ODG-7C71001-T43




F\_MIC2\_L RA47 22K/4  
F\_MIC2\_R RA43 22K/4  
F\_LINE2L RA39 22K/4  
F\_LINE2R RA40 22K/4



Close to Front panel  
For HDA/AC97 front cable.

## De-POP circuit

2020/2/25  
QA10, QA9, QA13, QA12, QA2, QA1, QA4, QA3, QA6, QA5, QA8, QA7, QA16, QA17, QA15, QA14, RA35, QA11, RA36, RA34, LA3, CA38 are deleted and RA32, RA33, RA20, RA21, RA28, RA30, RA39, RA38 are stuffed by PM request



MICRO-STAR INT'L CO.,LTD.

Title AUDIO-ALC1200-2


Size Document Number  
MS-7C82..

Date: Monday, March 16, 2020

Rev  
10




Sheet 29 of 70

HDMI, DVI : 1920x1200 at 60 Hz (16:10 WUXGA)




VCC3 << Q10 2N7002

Cost Reduce Level Shifter




For EMI



2020/3/16

DP\_HDMI1 is changed from ON5-7C77001-F82 to N58-39M0111-F82 by PM request

DP\_HDMI1B



DP\_HDMI-RH-1

+12V R45 4.7K/4




2019/11/12

Q33 is changed from OD3-7C71001-ST8 to D03-2408N09-ST8 by Ivy's comment


HDMI\_PWR\_5V HDMI\_PWR\_5V

HPD



for EMI

靠近 power pin



2019/11/25

C2854, C2855 are reserved by EMI suggestion



MICRO-STAR INT'L CO.,LTD.


Title HDMI Connector

Size Document Number MS-7C82..





Date: Monday, March 16, 2020

Rev 10


Sheet 30 of 70




[5] DSP\_DDPD\_AUXP >> DSP\_DDPD\_AUXP C67 0.1u16X4 DSP\_DDPD\_A\_AUXP  
[5] DSP\_DDPD\_AUXN >> DSP\_DDPD\_AUXN C68 0.1u16X4 DSP\_DDPD\_A\_AUXN



DP\_VCCB trace don't less than 30 mil



2020/3/16  
DP\_HDMI1 is changed from ON5-7C77001-F82 to N58-39M0111-F82 by PM request  
DP\_HDMI1A



DPC\_HPD\_R



C59  
X\_10p25N4

DP\_CBL\_DET

C56  
X\_10p25N4


2020/1/31  
U17 is changed from I98-3532Y0C-N62 to I98-3532Y1C-N62 by Ivy's comment

## M.2 Connector




**BIOS MODE**

BIOS_DIS_SW1	BIOS_SEL_PCIESATA1	Mode
0	1	M2-SATA
0	0	M2-PCIE
GPI	GPI	AUTO




VCC3 - 7A(Peak @100us) , 3.5A(Normal @1s)



2020/2/17  
M2\_2 is changed from N15-0670330-L06 to N15-0670820-L06 by PM request

22 \* 80




2019/10/28  
H3, H7 are deleted by PM spec updated

2019/11/8  
H3, H7 are added by PM spec updated


2019/11/18  
H7 is added by PM spec updated



# Option BOM



2020/1/31  
R2776 is changed from 10Kohm to 0ohm; R2776 is changed from pull up to 3VSB to CLKREQ#0; R4673 is added by circuit correctness



2020/3/12  
SCREW5, SCREW6, Wireless1 are stuffed by PM request

msi MICRO-STAR INT'L CO.,LTD.	
Title	M2_WIFI
Size	Document Number
	MS-7C82..
Date: Monday, March 16, 2020	

The diagram illustrates the PCB layout for a USB 3.2 Gen1 interface. It includes the following components and connections:

- Top Section:**
  - Resistors: EC199, C184, C196, C205, C197, C218, C206.
  - Capacitors: CD560u6.3SO, C1u6 3X5020.
  - Resistor Network: R136, R135.
  - Power/Signal: 5V\_USB3B\_1, 10K1%4, 15K1%4, OC#0 [14].
- LAN USB1A Section:**
  - USB DP2, USB DN2, USB3\_TXP2, USB3\_TXN2, USB3\_RXP2, USB3\_RXN2, USB3\_DP1, USB3\_DN1, USB3\_TXP1, USB3\_TXN1, USB3\_RXP1, USB3\_RXN1.
  - Resistor Network: R45\_USB2\_LED2\_TX-RH-T11.
  - Component: N58-32F0891-F02.
- DIU3 Section:**
  - Component: ESD-UT148ZAD5A-HF.
  - Connections: USB3\_TXN2\_C, USB3\_TXP2\_C, USB3\_TXN1\_C, USB3\_TXP1\_C, USB3\_TXN2\_C, USB3\_TXP2\_C, USB3\_TXN1\_C, USB3\_TXP1\_C.
- DIU4 Section:**
  - Component: ESD-UT148ZAD5A-HF.
  - Connections: USB3\_RXN1, USB3\_RXP1, USB3\_RXN2, USB3\_RXP2, USB3\_RXN1, USB3\_RXP1, USB3\_RXN2, USB3\_RXP2.
- Bottom Section:**
  - Power: 3VSB.
  - Resistor: C218.
  - Capacitor: C1u6 16X4.
  - Component: EMI near pin5.
  - Resistor Network: D7.
  - Component: ESD-AOZ8906CI-HF.
  - Connections: USB\_DN1, USB\_DP1, USB\_DN2, USB\_DP2.

## USB 3.2 Gen1

The schematic diagram illustrates the USB interface circuit for the MINI-DIN connector. It shows the connection of the 5V\_RUSB2\_1 supply to the USB pins (DN9, DP9, DN10, DP10) through a series of resistors (R19, R18) and capacitors (C1, C2, C3). The circuit also includes a PS2\_USB1B connector and a MINIDIN\_USBX2-RH-9 connector. A 3VSB supply is connected to the EMI pin of the D1 connector, with a 0.1uF capacitor (C43) and a note 'EMI near pin5'.

5V\_RUSB2\_1

C30  
22uF 3X6

[22] KBDAT  
[22] MSDAT  
[22] KBCLK  
[22] MSCLK

KBDAT  
MSDAT  
KBCLK  
MSCLK

R17 4.7K/4  
R34 4.7K/4  
R27 4.7K/4  
R28 4.7K/4

R21 1K/4

Add For PS2 Compatibility

R30 33R/4  
R29 33R/4  
R35 33R/4  
R20 33R/4

C26 180pF0N4  
C33 180pF0N4  
C34 180pF0N4

**For EMI solution 2008-12-03**

與USB POWER 一起S5  
底下是不是要有電

6V\_RUSB2\_1 0.5A

PS2\_USB1A

KB\_DT 10 10 VCC-3 12

KB\_MS 11 11

KB\_CK 13 13

MS\_CK 14 14

MS\_GND-3 9

MINIDIN\_USBX2-RH-9

U3

KB\_CK 6 4 MS\_DT

KB\_DT 1 3 MS\_CK

ESD-A0Z8906C1-HF

MSI CONFIDENTIAL  
00205363  
RD(C)2020043002  
劉魏  
weistang (唐浩健)  
(30001789)  
RMA工程課



**msi**

MICRO-STAR INT'L CO.,LTD.


Title **X**

Size Document Number  
**MS-7C82..**

Date: Monday, March 16, 2020

Rev  
**10**

## USB3.2 Gen1 Redriver





## USB Type-C MUX with Configuration Channel (CC)

## TYPE-C

2020/2/27

C360 is unstuffed by same as 7C71



VCOM OC#

VCONN\_FAULT# R93 0R/4 RVBUS\_EN

2020/2/27

R1415, R1412, C1015, Q014 are deleted and then R4677 is added by same as 7C71




## Current Mode

L - Default for 900mA  
M - Mid (500K) for 1.5A  
H - High (10K) for 3A


2020/2/27

R4678 is added by same as 7C71



2020/2/7

D105, D12 are changed from D0G-06A030C-A68 to D0G-28B030C-U33 by buyer concern.



2020/2/27

C2837 is stuffed by same as 7C71

## ESD Protection NEAR CONNECTOR

D2	ESD-UT1482AD5A-HF	RC_RXP1	RC_RXN1
1	NC	10	RC_RXP1
2	NC	9	RC_RXN1
3	NC	8	RC_RXP1
4	NC	7	RC_TXP1
5	NC	6	RC_TXN1

D3	ESD-UT1482AD5A-HF	RC_RXP2	RC_RXN2
1	NC	10	RC_RXP2
2	NC	9	RC_RXN2
3	NC	8	RC_RXP2
4	NC	7	RC_TXP2
5	NC	6	RC_TXN2



MICRO-STAR INT'L CO.,LTD.

Rear USB 3.2 Gen1 Type C

Size Document Number

MS-7C82..

Date: Monday, March 16, 2020

Sheet 37 of 70


Rev

10







USB3.2 Gen1 Redriver




2020/3/9  
U1028 is added and related parts are added by SA result from 7C81



2020/3/6  
U39 is changed from I9E-0154100-AD0 to I98-S32200C-T07 and related parts are changed on page 39, 14 by DQA test result




**Current Mode**  
L - Default for 900mA  
M - Mid (500K) for 1.5A  
H - High (10K) for 3A



**VBUS**


3 A  
min 80mil.

2019/10/2  
Part reference is changed from JUSB3 to JUSB4 by PM request



2019/10/9  
R4445, R4447, R4448, R4450 are changed from 200Kohm to 220Kohm by PDG\_Rev0p7

2020/3/6  
The pin 4, 5, 6, 7 of DU16 & DU17 should be placed as closed as possible to JUSB4



msi MICRO-STAR INT'L CO.,LTD.

Title Front USB 3.2 Gen1 Type C


Size Document Number MS-7C82..

Date: Monday, March 16, 2020


Rev 10

Sheet 39 of 70


## USB POWER



## REAR USB PORT POWER




## FRONT USB PORT POWER



2020/3/6  
F9 is deleted by unnecessary circuit.


## SATA PORT 0,1

Black 90 degree



## SATA PORT 2,3


Black 90 degree



## SATA PORT 4,5

Black 90 degree

2020/2/17  
SATA5\_6, C2861, C2862, C2863, C2864, C2865, C2866, C2867, C2860 are added by PM request



MICRO-STAR INT'L CO.,LTD.

Title **SATA connector**



Size Document Number  
**MS-7C82..**

Date: Monday, March 16, 2020


Rev  
**10**

Sheet 41 of 70

## CUT\_VBAT/CLR\_CMOS



## VBAT




2019/9/25  
R492 is unstuffed and R493, U42, R484, R467, C523, Q69, R443 are stuffed by Ivy's cooemt

2019/10/17  
BAT1 is changed from N91-01F0151-H06 to N32-1020BF1-H06 by PM spec updated  
2019/11/8  
BAT1 is changed from N32-1020BF1-H06 to N91-01F0151-H06 by PM spec updated

Title		VBAT Circuit	
Size	Document Number	MS-7C82..	
Date:	Monday, March 16, 2020		


Module Stuff CHIP\_PWGD,  
But PCH\_PWROK may ramp up before CHIP\_PWGD.



For TL624-1.  
DEEP Mode : Stuff D48/R2517  
DSW Mode : Stuff D48/D49/R2517

2019/12/9  
R729, R718, R725, R727, R674 are changed from shoart-pad to 0402 type by Intel updated

2019/10/4  
R734 is the same as SCH\_REV1p0



For SPI TPM USE


[12] PCH\_SPI\_CS0# >>

Close to JSP11

2019/12/9  
R719, R726, R681, R2765, R735 are changed from 33ohm to 62ohm by P9G\_Rev1p0

2019/10/4  
R677 is deleted by page 18 has been reserved from Ryan's comment

2019/10/4  
R2764 is deleted by page 18 has been reserved from Ryan's comment



2019/9/25  
The footprint of SPI1 is changed to standard by Ivy's comment

2019/9/26  
The footprint of SPI1 is changed to co-lay by Ivy's comment



MICRO-STAR INT'L CO.,LTD.

Title BIOS ROM

Size Document Number  
MS-7C82..

Date: Monday, March 16, 2020



Rev  
10

Sheet 43 of 70






# OCPC: 45A For 10 core 210A Support



2019/10/4  
R2, R4 is deleted by Ryan's comment



2019/12/5  
The footprint of CP3 & CP4 are changed from NC\_93519 to NC\_93519\_1 by DFM request same as 7C59/7C60

D=Vout/Vin	
Vin = 12	> input voltage
Vout = 1.52	> output Vcore
D = 0.126667	
Io = Icore(max)*0.8	
I core(max) = 210	> Vcore current
I avg. = 168	A
I ripple={ Io*√D*√(1-D) } / Phase	
Phase = 12	phase
I ripple = 4.656389	A
How many pcs. Of Cap.	
I ripple(cap) = 5000	m A
COETEMP = 1	
Input Cap. = 1	pcs.

D=Vout/Vin	
Vin = 12	> input voltage
Vout = 1.52	> output Vcore
D = 0.126667	
Io = Icore(max)*0.8	
I core(max) = 35	> Vcore current
I avg. = 28	A
I ripple={ Io*√D*√(1-D) } / Phase	
Phase = 1	phase
I ripple = 9.312777	A
How many pcs. Of Cap.	
I ripple(cap) = 5000	m A
COETEMP = 1	
Input Cap. = 2	pcs.


D=Vout/Vin	
Vin = 12	> input voltage
Vout = 1.05	> output Vcore
D = 0.0875	
Io = Icore(max)*0.8	
I core(max) = 11.1	> Vcore current
I avg. = 8.88	A
I ripple={ Io*√D*√(1-D) } / Phase	
Phase = 1	phase
I ripple = 2.509189	A
How many pcs. Of Cap.	
I ripple(cap) = 5000	m A
COETEMP = 1	
Input Cap. = 1	pcs.

Rev  
10









12VIN



2019/10/15  
VCHOKE5, VCHOKE4, VCHOKE2, VCHOKE3, VCHOKE7, VCHOKE6 are changed from 0.36uF to 0.33uF by Ivy's comment



2019/10/24  
VR58, VR127, VR54 are changed from 2.15Kohm to 2.55Kohm by vendor's comment  
2019/12/20  
VR59, VR128, VR55 are changed from 2.1Kohm to 2.32Kohm  
2020/2/12  
VR58, VR127, VR54 are changed from 2.55Kohm to 2.05Kohm by AC IMON fine tune



2019/11/21  
VEC21, VEC22 are added by 7C75's result  
2019/12/20  
VEC16, VEC21 are unstuffed by 7C81's result


2019/9/27  
VQ3, VQ4, VQ1, VQ2, VQ5, VQ6 are changed to N-PK806BA; VQ9, VQ13, VQ8, VQ12, VQ10, VQ14 are changed to N-PK810BA by Ivy's comment  
2019/12/17  
VQ3, VQ4, VQ1, VQ2, VQ5, VQ6 are changed to SM4337NSKPC-TRG; VQ9, VQ13, VQ8, VQ12, VQ10, VQ14 are changed to SM4503NHPKC-TRG by Ivy's comment  
2019/11/18  
CP6, CP42, CP14, CP15, CP39, CP40, CP12, CP13, CP7, CP41, CP16, CP17 are deleted by Ivy's comment in 2019/11/7  
2020/3/10  
VEC16, VEC21 are deleted by PCB rev1.0



2019/10/15  
VCHOKES is changed from 0.2uF to 0.33uF by Ivy's comment

2020/2/12  
VEC7 is unstuffed by Transient's result  
2020/3/6  
VEC7 is deleted by PCB rev1.0

VEC4 + CD560A6 350  
1 2  
VEC3 + CD560A6 350  
1 2  
VEC2 + CD560A6 350  
1 2



2019/10/23  
VEC20 is added by VCHOKES change to 0.33uF from vendor's suggestion

VCHOKES1  
CH:0.33uF45A0.71mS-HF  
1 2

VR1 2.2R1%8  
VC10 1000p50X/4  
VR75 2.55KR1%0402  
ISENA1+\_R  
VR74 2.1KR1%0402-RH  
VC29 0.1uF6X4  
ISENA1P\_3609  
VR88 X\_0R/4  
VGT

2019/9/27  
VQ7 is changed to N-PK806BA and VQ15, VQ11 are changed to N-PK810BA by Ivy's comment  
2019/12/17  
VQ7 is changed to SM4337NSKPC-TRG and VQ15, VQ11 are changed to SM4503NHKPC-TRG by Ivy's comment

2019/10/24  
VR64 is changed from 1.74Kohm to 2.55Kohm and VR61 is changed from 1.43Kohm to 2.1Kohm by vendor's suggestion

2019/11/18  
CP9, CP18 are deleted by Ivy's comment in 2019/11/7

SA Power:1.05V,11.1A


OCp 13-18A

VCCSA

2020/2/21  
R193 is unstuffed by same as 7C71

2019/11/28  
C2771 is deleted and C2768, C2770 are changed from 10uF to 22uF by lack of layout space

C667 0.1u16X4  
C663 22u6.3X6  
C668 22u6.3X6  
C723 22u6.3X6




$$\begin{aligned} I_{rms1} &= I_{out} * \sqrt{(V_{out}/V_{in}) * (1 - (V_{out}/V_{in}))} \\ &= 6.4 * 0.27 \\ &= 1.728A \end{aligned}$$

VCCSA

$$\begin{aligned} V_{OUT} &= 0.6 * \left(1 + \frac{R_{UPPER}}{R_{LOWER}}\right) \\ &= 0.6 * \left(1 + \frac{1}{1.33}\right) \\ &= 1.051V \end{aligned}$$

2020/3/12  
CHOKE6 is changed from L04-68B7350-T15 to OL4-7C71008-T15 and C723, C724 are added by fine tune result




EN:VIH1.2~1.4V  
EN pin Maximum: 5.5V

2019/10/30  
R4644, Q451 are added by avoiding bounce when S0 to G3 same as 300 series

2020/2/21  
R4644 is changed to pull-up to +12V from 12VIN by same as 300 series

# VCCIO\_0 Power



# DDR4 Power:1.2V,13.67A

3.7A For CPU  
9.1A For 4DIMM  
0.7A For DDR VTT  
0.17A For VCCPLL\_OC

$$I_{out} = 3.7+9.1+0.7+0.17=13.67A$$

$$I_{ocp} = R_{ocset} * I_{ocset} / R_{lgs} (on) \\ = 7.32K * 10u / 4.6m \\ = 15.913A \\ I_{ocp} = R_{ocset} * I_{ocset} / R_{lgs} (on) \\ = 7.32K * 10u / 3m \\ = 24.4A$$

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS		UNIT
			MIN	TYP	MAX
Drain-Source On-State Resistance	$R_{DS(on)}$	$V_{GS} = 4.5V, I_D = 16A$	3	4.6	mΩ
		$V_{GS} = 10V, I_D = 20A$	2.1	3.3	

20190910  
R4590 is added and R4589 is reserved by module updated

[22.51,55.57,58] SIO\_IDLE >> R95 0R/4  
[22.32,33,55] GPIO31 >> R96 0R/4

Default:FCCM  
L:FCCM  
H:DEM

2020/2/25  
GPIO32 is changed to GPIO31 by same as module circuit




Table 1. States of EN\_MODE Control Circuit

Q1	Q2	V <sub>EN_MODE</sub> (V)	Mode
ON	OFF	2.37 2.1~2.7v	DEM
OFF	OFF	4.5 4.3~5v	FCCM
OFF	ON	0 <0.4v	Shutdown

$$\Delta I_L = (V_{in} - V_{out}) / (L * F_{sw}) * V_{out} / V_{in} \\ = (5 - 1.2) / (0.82u * 300K) * (1.2 / 5) \\ = 3.7073A$$

$$R_{OCSET} = \frac{I_{VALLEY} * R_{LGS}(ON)}{I_{ocset}}$$

$$R_{ocset} = [ (1.3 * I_{out}) - (0.5 * \Delta I_L) ] * R_{ds(on)} / I_{ocset} \\ = [ (1.3 * 13.67) - (0.5 * 3.7073) ] * 3m / 10u \\ = 4.7752Kohm$$

$$R_{ocset} = [ (1.3 * I_{out}) - (0.5 * \Delta I_L) ] * R_{ds(on)} / I_{ocset} \\ = [ (1.3 * 13.67) - (0.5 * 3.7073) ] * 4.6m / 10u \\ = 7.3219Kohm$$

2019/9/27

Q18 is changed to N-PK806BA and Q21 is changed to N-PK810BA by Ivy's comment

2019/12/17

Q18 is changed to SM437NSKPC-TRG and Q21 is changed to SM4503NHKPC-TRG by Ivy's comment

2019/10/2  
R4618 is added by same as 7C70

$$V_{OUT} = \left[ V_{REFOUT} * \left( 1 + \frac{R_{FB1}}{R_{FB2}} \right) \right] + \frac{\Delta V_{OUT}}{2} \\ V_{out} = V_{refout} * (1 + R1/R2) \\ = 0.794 * (1 + 1/1.96) \\ = 1.1991v$$

$$I_{RMS} = I_{OUT} * \sqrt{\frac{V_{OUT}}{V_{IN}} * \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)} \\ I_{rms} = I_{out} * \sqrt{0.1824 * (1 - 0.1824)} \\ = 13.67 * \sqrt{0.1824} \\ = 5.882A$$

CHOKE12, Idc=4.8A, Isat=6.7A

CH0-0.47u4.8A23mS-HF

CHOKE2, Idc=16.5A, Isat=18A

CH0-82u18A4.6mS

$$L(MIN) = \frac{V_{IN} - V_{OUT}}{f_{sw} * k * I_{OUT\_Full Load}} * \frac{V_{OUT}}{V_{IN}}$$

$$L = (V_{in} - V_{out}) / (F_{sw} * K * I_{out full load}) * (V_{out} / V_{in}) \\ = (5 - 1.2) / (300K * 0.2 * 13.67) * (1.2 / 5) \\ = 1.1119uH$$

$$L = (V_{in} - V_{out}) / (F_{sw} * K * I_{out full load}) * (V_{out} / V_{in}) \\ = (5 - 1.2) / (300K * 0.4 * 13.67) * (1.2 / 5) \\ = 0.55596uH$$

So L range = 0.55596uH ~ 1.1119uH



MICRO-STAR INT'L CO.,LTD.

Title DDR4 Power

Size Document Number MS-7C82..




Date: Monday, March 16, 2020

Rev 10


Sheet 52 of 70

IC OCP:7.6A(6.6A~8.6A)

VCCST PLL 1.0V/0.45A  
VCCSTG 1V/0.2A




[12,22,40,44,52,53,54,57,58] SLP\_S4#



Remove

Remove



Remove

2020/1/31  
Q379, R181, C295, R4609, C2819, R4614, R4611, Q398 are deleted by unnecessary circuit

2020/3/10  
Q460 is reserved by same as 7C75

2020/3/11  
Q460 is deleted by same as R228, Q402, R4633 on page 51

Title		MICRO-STAR INT'L CO.,LTD.	
Size		Document Number	
Date		Monday, March 16, 2020	
Rev		10	
Sheet		54 of 70	



PCH\_1P05\_VSB Power:1.0V,11.258A

Iout = 11.258A


Iocp=Rocset\*Iocset/Rlgs(on)  
=5.76K\*10u/4.6m  
=12.5217A  
Iocp=Rocset\*Iocset/Rlgs(on)  
=5.76K\*10u/3m  
=19.2A

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS		UNIT
			MIN	TYP	MAX
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> =4.5V, I <sub>D</sub> =10A	3	4.6	
		V <sub>GS</sub> =10V, I <sub>D</sub> =20A	2.1	3.3	mΩ


Table 1. States of EN\_MODE Control Circuit

Q1	Q2	V <sub>EN_MODE</sub> (V)	Mode
ON	OFF	2.37 2.1~2.7v	DEM
OFF	OFF	4.5 4.3~5v	FCCM
OFF	ON	0 <0.4v	Shutdown

2019/12/3  
R701 is stuffed and R700 is deleted by Rober's comment



It needs to confirm the timing for OPC\_1P8\_EN#



20190910  
R4593, Q391, R4591 are added and R4592 is reserved by module updated  
2020/2/25  
GPIO32 is changed to GPIO31 by same as module circuit

$$AII = (V_{in} - V_{out}) / (L * F_{sw}) * V_{out} / V_{in}$$
$$= (5 - 1) / (0.68u * 300K) * (1/5)$$
$$= 3.9215A$$

$$R_{OCSET} = \frac{I_{VALLEY} * R_{LGDS(ON)}}{I_{OCSET}}$$

$$R_{ocset} = [ (1.3 * I_{out}) - (0.5 * AII) ] * R_{ds(on)} / I_{ocset}$$
$$= [ (1.3 * 11.258) - (0.5 * 3.9215) ] * 3m / 10u$$
$$= 3.8022Kohm$$
$$R_{ocset} = [ (1.3 * I_{out}) - (0.5 * AII) ] * R_{ds(on)} / I_{ocset}$$
$$= [ (1.3 * 11.258) - (0.5 * 3.9215) ] * 4.6m / 10u$$
$$= 5.83Kohm$$

$$V_{OUT} = \left[ V_{REFOUT} * \left( 1 + \frac{R_{FB1}}{R_{FB2}} \right) \right] + \frac{\Delta V_{OUT}}{2}$$

$$V_{out} = V_{refout} * (1 + R1/R2)$$
$$= 0.794x(1 + 1/3.92)$$
$$= 0.99655V$$

$$I_{RMS} = I_{OUT} * \sqrt{\frac{V_{OUT}}{V_{IN}} * \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)}$$

$$I_{rms} = I_{out} * \sqrt{((V_{out}/V_{in}) * (1 - (V_{out}/V_{in})))}$$
$$= 11.258 * 0.4$$
$$= 4.5032A$$

2020/1/31  
The footprint of CHOKE10 is changed to CHK\_S2\_6X7\_2\_1 by properties\_check

$$L_{(MIN)} = \frac{V_{IN} - V_{OUT}}{f_{sw} * K * I_{OUT\_Full Load}} * \frac{V_{OUT}}{V_{IN}}$$

$$L = (V_{in} - V_{out}) / (F_{sw} * K * I_{out full load}) * (V_{out}/V_{in})$$
$$= (5 - 1) / (300K * 0.2 * 11.258) * (1/5)$$
$$= 1.1843uH$$
$$L = (V_{in} - V_{out}) / (F_{sw} * K * I_{out full load}) * (V_{out}/V_{in})$$
$$= (5 - 1) / (300K * 0.4 * 11.258) * (1/5)$$
$$= 0.5921uH$$

So L range = 0.5921uH ~ 1.1843uH

2019/9/27  
Q96 is changed to N-PK806BA and Q87 is changed to N-PK810BA by Ivy's comment

2019/12/17  
Q96 is changed to SM4337NSKPC-TRG and Q87 is changed to SM4503NHKPC-TRG by Ivy's comment



MICRO-STAR INT'L CO.,LTD.

Title PCH POWER

Size Document Number MS-7C82..

Date: Monday, March 16, 2020

Rev 10

Sheet 55 of 70

1P8\_VSB Power:1.8V 0.16A


Power Loss=(Vin-Vou)\*Iout  
=(3.3-1.8)\*0.21  
=1.5\*0.21  
=0.315W

2019/11/27  
C572, R589, Q80, C557, C556, U44, R578, C558, R598, R600, C572, C560 are unstuffed by LFC seleted

2019/12/3  
C572, R589, Q80, C557, C556, U44, R578, C558, R598, R600, C572, C560, C561, C571 are deleted by Robert's comment

### UPI VOLTAGE CONSOLE

0x26:RH=18K,RL=13K




 <b>MICRO-STAR INT'L CO.,LTD.</b>	
Title	<b>PCH 1P8V -GS7133/OV</b>
Size	Document Number
	<b>MS-7C82..</b>
Date:	Monday, March 16, 2020


1 Sheet 56 of 70

Rev  
**10**


## ATX POWER CONNECTOR




FRONT PANNEL



## Thunderbolt card support



### Front Panel LED






IF no JPWRLED1 & JPIPE LED spec

MCU can powered by 5VDUAL directly.  
LED\_VCC5 replace with 5VDUAL.

JF1 for Factory test




2019/11/22  
R4664, Q455 are added by module curcuit updated from Robert's comment

2019/11/27  
R4664, Q455 are deleted by module curcuit updated from Ryan's comment


Check with LED model spec

## JT1 for FW update



## 48 PIN LED MCU


If you use ADC function, need to separate VREF from AVDD and 4\_09VREF stuff for VREF.



2019/11/19  
R4652, R4651, Q454 are added by MCU controlled

2019/11/25  
R4652 is unstuffed and R4669 is added by Robert's comment

2019/11/25  
R4651 is deleted and Q454 is changed from dual n-MOS to single n-MOS by Ryan's comment



## LED SWITCH



2019/10/28  
LED\_SW1 , R4596, R4597, D103, C2779, R4599, R4598, Q393 are deleted by PM spec updated



2020/1/31  
R4672 is added by same as module circuit




2020/3/10  
R2050, R2051, R2053, R2052 are  
deleted by unnecessary circuit




Control	Net Name	PNUM USE
FCH	LED_DATA4	No Use
AUDIO Cover	LED_GPIO_01	No Use
MOS/IO cover	LED_GPIO_02	No Use
JRAINBOW1	LED_DATA1	No Use
JRAINBOW2	LED_DATA3	No Use
JCORSAIR1	LED_DATA2	No Use
JRGB1/JRGB2	PWM1/ PWM2	PWM1/ PWM2
Board Side LED	COM 1~8	PWM3
Board Side LED	COM 9~12	PWM2

## JRGB1




## JRAINBOW1





EZ DEBUG LED

2019/10/3  
This page is added by PM spec updated



LED  
紅：D0C-040P100-H91  
AVL：D0C-040S500-E07

LED  
白：D0C-040T200-H91  
AVL：D0C-040S200-E07

GPIO LED	GPP_H21	GPP_H22	GPP_H23	GPP_H20
亮	GPI PULL HIGH	GPO PO LOW	GPO PO LOW	GPO PO LOW
滅	GPO LOW	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)

- 開機斷電狀態下，4個LED先維持default全暗，開機通電後：
1. 首先進行CPU checkCPU LED 亮，check PASS後則CPU LED滅掉。
  2. 接著依序進行Memory /memory LED亮check PASS後則memory LED滅掉。
  3. VGA的check/VGA LED亮，check PASS後則VGA LED滅掉。
  4. BOOT DEVICE的check/BOOT LED亮，check PASS後則BOOT LED滅掉。
  5. 因此最後正常順利開機後，四個LED燈都是滅掉的。  
(系統重啟或其他原因造成系統重開機，則LED仍按上述行為動作)

MSI CONFIDENTIAL  
00205363  
RD(C)2020043002  
劉魏  
weistang (唐浩健)  
(30001789)  
RMA工程課



**msi**

MICRO-STAR INT'L CO.,LTD.

Title **X**

Size Document Number  
**MS-7C82..**

Date: Monday, March 16, 2020

Rev  
**10**



BAT1\_X1

CPU\_H1



AZIF0208-P001C

BIOS\_LA1



AMI

HDMI\_LA1



HDMI\_LABEL

CFOS\_LA1



Y02-MU00170-CFO

PCB1



7C82\_10

Main: PD0-07C8210-G37  
AVL: PD0-07C8210-E48


2019/10/17  
BAT1\_X1 is changed to D06-0106501-K26 by PM spec updated

2019/10/17  
HDMI\_LA1 is added by PM spec updated

2019/11/8  
BAT1\_X1 is changed to D06-0100101-K26 by PM spec updated

2020/3/16  
PCB1 is changed from PD0-07C820A-G37  
to PD0-07C8210-G37 by G/O result


## Optical Fiducial Marks-120



## Simulation



## Mounting Holes



## 1.0 option - WiFi

MOS-N-HS-WIFI1



X\_HS-0506730-RH

MOS-W-HS-WIFI1



X\_HS-0506740-RH

PCH-HS-WIFI1



X\_HS-0410510-RH

M2\_1-COVER-WIFI1



X\_OP10B08433

IO-SHIELDING-WIFI1



X\_CSCZ-SHIELD252

MK\_LA\_WIFI1



X\_G51-M1SPP96-Q13


2019/11/18  
MK\_LA1, MK\_LA1\_1 are added by PM spec updated

2019/11/18  
MK\_LA1, MK\_LA1\_1 are unstuffed by PM's comment

2020/3/12  
MOS-N-HS-WIFI1 is changed to E31-0506730-A87;  
MOS-W-HS-WIFI1 is changed to E31-0506740-A87;  
PCH-HS-WIFI1 is changed to E31-0410510-A87;  
M2\_1-COVER-WIFI1 is added for E31-0002670-A87;  
IO-SHIELDING-WIFI1 is added for E21-7C82010-A91  
by PM request

2020/3/17  
MK LA WIFI1 is changed to G51-M1SPP96-Q13 by  
PM request

## 1.0 option - None WiFi



2020/2/26  
PCH-HS1 is changed from  
OE3-7C82002-A87 to  
OE3-7C82004-A87 by PM request

2020/3/12  
MOS-N-HS1 is changed to E31-0506690-A87;  
MOS-W-HS1 is changed to E31-0506700-A87;  
PCH-HS1 is changed to E31-0410490-A87;  
M2\_1-COVER1 is added for E31-0002610-A87  
by PM request

2020/3/13  
MK LA1 is changed to G51-M1SPP77-Q13 by  
PM request

2020/3/16  
IO-SHIELDING1 is added for E21-7C82020-A91  
by PM request



MICRO-STAR INT'L CO.,LTD.

Title Manual Parts

Size Document Number

MS-7C82..

Date: Tuesday, March 17, 2020

Rev

10

Sheet 63 of 70